

4.4.6 – 112 PIN MPDRAM DIMM FAMILY

CAPACITY—256K, and 512K WORDS OF 32 BITS ON THE SERIAL AND PARALLEL PORTS.

DATA CONFIGURATIONS—Two DEVICE configurations are defined: using X8 and X16 MPDRAM

CONFIGURATION—2 Different Configurations are defined using X4 & X8 memories with 2 banks.


LOGIC FEATURES—The modules contain independent clock control of the 4 separate BYTE groups of data bits and “PRESENCE DETECT” features that consists of output pins in the PDn field which supplies encoded values that define the storage capacity, SAM length, read mode, refresh mode, $\overline{CE}/\overline{W}$ logic configuration, and speed of the module.

PACKAGE—112 PIN JEDEC DIMM MEMORY MODULE

PIN ASSIGNMENTS AND PD TABLES—Figs. 4.4.6-A


PRESENCE DETECT TABLES—Fig. 4.4.6-B

CONFIGURATION BLOCK DIAGRAM—Figs. 4.4.6-B & 4.4.6-C



NOTE: Pin functions in () may be required on certain 2-bank 512K X 32 module implementations

**FIGURE 4.4.6-A
256K & 512K MPDRAM DIMM**



**BLOCK DIAGRAM for 256K/512K X 32
DIMM WITH 256K BY 16 MPDRAM**

CAPACITY	
	PD1
	Pin 1
1MB	S
2MB	O

SAM LENGTH	
	PD2
	Pin 2
256	S
512	O

OPERATIONAL MODE	
	PD3
	Pin 55
Fast Page	S
EDO	O

BYTE CONTROL	
	PD6
	Pin 112
4 \overline{CE}	S
4 \overline{W}	O


PD SPEED TABLE		
	PD4	PD5
SPEED (tRELQV)	Pin 56	Pin 57
80 ns	O	O
70 ns	S	O
60 ns	O	S
50 ns	S	S

S = CONNECTED TO VSS
O = NO CONNECTION

**PD TRUTH TABLES for
256K/512K X 32 DIMM WITH
256K BY 8 or 16 MPDRAM**

FIGURE 4.4.6-B

256K/512K BY 32 MPDRAM DIMM WITH 256K BY 16 MPDRAM



**BLOCK DIAGRAM
for 256K/512K X 32
DIMM WITH 256K
BY 8 MPDRAM**

FIGURE 4.4.6-C

256K/512K BY 32 MPDRAM DIMM WITH 256K BY 8 MPDRAM